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1. Figure1 shows a series-shunt amplifier with a feedback factor 1=β  . The 
amplifier is designed so that  0=vo  for 0=vs , with small deviations in  from 
0V dc being minimized by negative feedback action. The technology utilized has 
vo
VAVVt
V
Apknk 24'.0,120'2' 2 ==== andV ,7μ .  
 
(a) Calculate gm and ro of each transistor.   (10 marks) 
(b) Find the values of A.  Assume that the bias current sources are ideal. 
         (10 marks) 
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Figure 1 
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2. The MOSFET current source shown in the Figure 2 is required to deliver a DC 
current of 1mA with VGS = 0.8V. If the MOSFET has Vt = 0.55 V, VA = 20V and 
the body trans-conductance factor ,2.0=χ  find the value of R that results in a 
current-source output resistance of 200 Ωk .  Also determine the dc voltage 
VBIAS. 
          (20 marks) 
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…4/- 
 
     -  4  -     [EEE 510] 
 
 
 
 
Figure 3 
 
 
3. For the folded cascade in Figure 3, the op amp has bias currents I =125uA and IB 
= 150uA and with all transistors operated at the overdrive voltages of 0.2V. 
 
(a) Find W/L ratios for all devices.  Assume that the technology available is 
characterized by k’n = 250 uA/V2 and k’p = 90 uA/V2.  
(5 marks) 
 
(b) What is the expression of the output resistance.  (5 marks) 
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(c) Based on the specification given, if we were to add CL of 350f to the 
output , what would be your amplifier gainbandwidth? 
         (5 marks) 
(d) If VA is 10V, where do you anticipate the dominant pole? 
          (5 marks) 
 
 
4. (a) What is the difinition of transition frequency, fT?  Explain how the fT of a 
bipolar transistor can be measured and calculated.  Neglect rex and rμ.  
Show that 
 
    
μπ +π
=
CC
g
2
1f mT   
          (8 marks) 
 
(b) Derive the complete small-signal model (i.e. find gm, gmb, ro,Csb, Cdb, Cox, 
Cgs and draw the small-signal model with all these elements in it) for an 
NMOS transistor with ID = 100 μA, VSB = 1 V, VDS = 2 V.  Device 
parameters are φf = 0.3 V, W = 10 μm, L = 1 μm, γ = 0.5 V ½, k’ = μnCox = 
200 μA/V2, λ = 0.02 V-1, tox = 100 angstroms, ψo = 0.6 V, Csbo=Cdbo=10 fF.   
Overlap capacitance from gate to source and gate to drain is 1fF.  
Assume Cgb = 5 fF. 
         (12 marks) 
 
5. (a) Show that the transconductance of the amplifier circuit in Figure 4 can be 
represented by 
SR)1(
1
χ+  when ro >> RS and RS is large.  χ is the body 
transconductance to the transistor’s transconductance ratio. 
          (10 marks) 
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Figure 4 
 
(b) For the circuit shown in Figure 5, the parameters are : , 
R1=70.9 kΩ, R2=29.1 kΩ, and RD=5 kΩ.  The transistor parameters are: 
Vt=1.5 V,  
V10VDD =
2oxn V/mA5.0
L
W
2
C
k =μ=  and λ=0.01 V-1.  Assume RSi = 4 
kΩ.  Determine the small-signal voltage gain and input and output 
resistances of the amplifier shown. 
          (10 marks) 
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Figure 5 
 
 
6. (a) Describe the advantages of using an amplifier of the Darglington 
configuration. 
          (5 marks) 
 
(b) For each transistor in the circuit in Figure 6, the parameters are: β=125, 
VBE=0.7 V, and ro = ∞.    
 
(i)  Determine the Q-points of each transistor (i.e. ICQ1, VCEQ1, ICQ2, 
VCEQ2) 
 
(ii) Find the overall small-signal voltage gain 
 
     
s
oa ν
ν=ν  
(iii) Determine the input resistance Ri and the output resistance Ro. 
          (15 marks) 
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Figure 6 
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